Senior SerDes Engineer with Ayar Labs, Santa Clara, USA, where he is developing terabits/s silicon photonics interconnects. His current research interests include integrated circuits for silicon photonics, high-speed I/O circuits and architectures, non-volatile memory systems, and agile hardware design methodology.